Abstract-In VLSI semi-custom design approach, poweroptimal standard cell library selection for a given block design requires time-consuming iterative processes. This paper presents a framework to select a standard cell library that can result in near-optimal power while satisfying targeted frequency. The framework relies on neural network model to quickly predict the total power of a block design associated with a given standard cell library in order to speed up the synthesis process. The experimental result based on various synthesized benchmark circuits demonstrated the effectiveness of proposed framework for near-optimal standard cell library specification.
I. INTRODUCTION
Standard cells are the building blocks that perform logic or storage function that extensively used in application specific integrated circuits (ASIC) design. Low power based circuit design has become the main concern of design metrics in ASIC design approach. A power optimal standard cell library has a significant impact in designing power-optimized circuits.
Standard cell library optimization can be performed through the tuning of library parameters. Several studies related to standard cell library parameters optimization and selection have been presented, such as P/N width ratio [1] , drive strength [2, 3] , logic style [4] , and voltage supply [5] . Other important parameters for designing standard cell library include track size, threshold voltage, and gate length.
Machine learning has been applied to a wide range of application in various field of science and engineering to perform both classification and regression task. In the field of electronic design automation, different types of machine learning algorithm have been applied on various application. Previous work in [6] employed Gaussian process regression to quickly predict the total wire length of global route for given a Power Distribution Network (PDN) configuration. In addition, timing analysis prediction is also presented by using supportvector machine (SVM)-based regression, neural network, and least-square boosting [7] [8] [9] [10] .
In this paper, a framework has been developed to generate a power-optimal standard cell library for a targeted block design with a frequency constraint. In this framework, a neural network regression model is used to predict the total power associated with the given standard cell library specifications, targeted block design, and targeted frequency. The experiments demonstrate the accuracy of the power-cost neural network model based on various ISCAS'89 benchmark circuits. With the power-cost model, an optimization algorithm is used to find the power-optimal standard cell library.
The rest of the paper is organized as following. In Section II, an overview of proposed power-cost model framework is discussed. Section III presents the results of our power-cost model and validate with new benchmark synthesis. Finally, Section IV concludes this paper. Figure 1 shows the overview of the proposed framework to generate a standard cell library that result in near-optimal power design, which consists of three phases: (1) power-cost model training, (2) power prediction, and (3) library optimization. The proposed framework first read in the standard cell library specifications, benchmark circuits information, frequencies, and synthesized power to train the power-cost model using neural network regression. After trained, the total power of the block design can be predicted through the power-cost model by providing standard cell library specifications and frequency constraint. The library specifications consist of number of tracks (i.e. standard cell height), P/N width ratio, and supply voltages. Note that system designer can only provide single value for each library specifications. Multiple-specifications in the same library are not supported by the proposed framework, for example a library that consists of two different P/N width ratio (or two different voltage supply) cells are prohibited to feed into the model.
II. METHODOLOGY

A. Proposed Optimization Framework
In power prediction phase, all available library specifications should feed into the trained power-cost model together with the targeted block design information to obtain a list of predicted powers. In the third phase, a simple optimization algorithm has been developed to search the standard cell library specification that can results in optimal power based on the list of predicted powers that generated 978-1-5386-0524-0/17/$31.00 ©2017 IEEE
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from the trained power-cost model. Figure 3 describes the pseudocode of the optimization algorithm in third phase. Figure 2 depicts the architecture of two layers' neural network, which consists of one hidden layer and one output layer. Model fitting of the neural network are done by using a set of n training samples that consists of input features (denoted as Xi) and output feature (denoted as yi). For the power-cost model, the input features are related to standard cell library specification and circuit's information. The output feature is the total power of synthesized circuit. The equations for two layers feed-forward model are given by
B. Power-Cost Model
where f(x) and h1 are the output and hidden layer of the network respectively. W is the weight matrices and b is the biases for the layers. The activation function, ReLU is a 'continuous but not everywhere differentiable nonlinear function' where f(x) = max(0, x) [11] . The input layer provides input features with no computations performed, hidden layer consists of the non-linear ReLU activation function neurons, and the output layer has a linear regression function. The development of neural network as the power-cost model was based on an open source library named TensorFlow [12] . The neural network uses ADAM Stochastic Algorithm optimizer [13] to minimize the error of predicted and real value. Dropout regularization technique is used where randomly selected neurons are ignored during training to prevent overfit of training data [14] . The training procedure is repeated until the error is converged. Figure 3 describes the pseudocode of optimization algorithm in searching for optimal/near-optimal standard cell library specification based on the predicted power obtained from the trained power-cost model. In power prediction phase, new block design information together with 24 libraries specifications are feed into the power-cost model and obtained total power prediction results. Then, the power prediction results were taken into the optimization phase. In the optimization phase, a simple iterative approach is used to obtain the standard cell library specification with the best (i.e. minimum) power-cost. 
C. Power Prediction and Library Optimization
A. Experiment Dataset
In this paper, the neural network is trained and tested on a dataset of 2020 training samples. The training samples are essentially a table with 2020 rows and 6 columns. Each training sample contains one output features (yi), the total power of synthesized circuit, and several input features (Xi) including standard cell library parameters and circuit block information (i.e. total number of gate).
In our experiment, four number of tracks (7, 9, 12, and 14), three P-to-N ratios (1, 2, and 3) and two supply voltages (0.8V and 1.2V) are the standard cell library parameters used in designing the libraries. With the combination of parameters, 24 libraries have been designed in 130nm process technology as listed in Table I. The designed libraries were then synthesized into 9 ISCAS'89 benchmark circuits with frequencies ranged from 100kHz to 1GHz by using Synopsys Design Compiler. Profiles of the benchmark circuits are summarized in the Table II . Wide range of benchmark circuits complexity has been covered ranges from 104 to 12204 on number of gates in the circuit. The frequency constraints (Hz) are 100k, 500k, 1M, 5M, 10M, 15M, 50M, 100M, 500M, 700M, 1G. A total of 264 training Pseudocode for Optimization Phase 1. begin 2.
for each SCL specification 3.
while FrequencyPredicted == FrequencyTargeted 4.
Power cost = predicted power from NN model 5.
if power cost < best cost 6.
Record the SCL spec 7.
Best cost = power cost 8.
end for loop 9.
Output SCL spec 10. end samples were generated for each benchmark circuit and those having negative slack were removed from the samples. Normalization of the features is required before fed into the neural network. Therefore, the data have been normalized by scaling between 0 to 1. However, some features with logarithm interval needed to be transformed into linear scale before normalization, such as frequency and total power. Natural logarithm function has been used for linear scale transformation. By normalization, all the input features (Xi) are at the same scale.
The samples were separated randomly into two subsets, namely train set and test set. The train set consists of 80% of the overall samples with known output features to minimize cost and adjust the weights and biases of the model. Whereas the test set, which consists of 20% of the total samples is used to evaluate the model performance and estimate the model accuracy.
B. Power-Cost Model Prediction Accuracy
The model accuracy is measured by mean square error (MSE) and coefficient of determination (R 2 ) which defined in (3) and (4). Smaller MSE and bigger R 2 indicate better results.
where yi is the actual value, i is the predicted value, i is the mean of the actual values and n is the total number in the dataset.
The actual and predicted power for 404 (20%) test data is plotted in Figure 4 . The plot shows a strong correlation between the model's prediction values and its actual values by R 2 = 0.978.
Experiment was repeated ten times with different random train-test separation and the model accuracy is altered due to the random condition. The model accuracy of the experiment on average is, MSE = 0.304 and R 2 = 0.962. Although the power prediction on certain circuits has low accuracy, the relative power differences between different libraries take more priority in optimization phase. A rough comparison between the synthesized power and predicted power has been plotted in Figure 5 . The plot implies that the model prediction captures the relative power differences well even with a bad power values prediction.
In the optimization phase, an optimal library was obtained by using the predicted power values (refer as predicted optimal library). This optimal library is then compare with the optimal library that obtained by the actual synthesized power values (refer as actual optimal library) and reported in Table IV . The comparison shows that the proposed framework able to obtain the optimal library except for 700MHz and 1GHz.
Theoretically, dynamic power is linearly and quadratically depends on capacitance and voltage supply respectively. Not only that, larger cell sizes and voltage supply also contribute to higher circuit leakage power. Therefore, library 2 that contains lowest voltage supply (0.8V) and lowest number of tracks (i.e. smaller cell sizes than other libraries, thus, lower capacitance) resulted in optimal power among all libraries in the frequency range from 100kHz to 500MHz. Although lowering the voltage 2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia) supply could optimized the power, but it also slower down the circuit speed and lead to timing violation. Hence, a higher voltage library (1.2V) is preferable at higher frequency range from 700MHz to 1GHz. Since the proposed framework does not capture the timing information of the circuit, none of the predicted power will be eliminated in the optimization phases. Library 2 is predicted as optimal library at 700MHz and 1GHz for both circuits as well, but it is violating the timing constraint. Therefore, it should not be considered as the optimal library for these frequencies.
IV. CONCLUSION AND FURTHER WORK
In this paper, a framework has been proposed to generate near-optimal standard cell library specification while satisfying targeted frequency constraint for targeted block design. Neural network regression was implemented in the proposed framework to predict the total power of synthesized block design. An optimization algorithm was also used in the framework to identify the optimal total power. The model accuracy on average is, MSE = 0.304 and R 2 = 0.962. Experimental results demonstrate that the proposed framework is able to generate near-optimal library's specification at target frequency for a targeted block design. Ongoing works include (1) comparing other machine learning algorithms and (2) capturing timing violation information in the framework to decrease the error. 
